Abstract-This paper a noise-canceling low-noise Amplifier (LNA) intended for WiMAX applications has been designed using 0.18 micrometer CMOS technology.
INTRODUCTION
The emerging 4G telecom system envisages ubiquitous wireless connectivity.
Worldwide interoperability for microwave access (WiMAX) is a new wireless technology that provides the high speed of broadband service and broad coverage of up to 70 km in line-of-sight (LOS) environments. The first released active standard of Wi MAX, i.e., IEEE 802. 16 [1], addressed LOS environments at high-frequency bands operating in the 10-66-GHz range and non-LOS environments in the band between 2 and 11 GHz. Looking forward, IEEE 802.16e adds mobility and enables applications on notebooks and personal digital assistants in the frequency range of 2-6 GHz within three bands, namely, 1) 2.S-2.9 GHz, 2) 3.4--3.6 GHz, and 3) S.2-S.9 GHz. Wideband low-noise amplifiers (LNAs) help achieve lower power solutions for mobile user equipment through sharing the frontends of multiple bands.
The modem wireless communication systems demand the performance of high data rate and high mobility in the meantime during the last few years. Worldwide interoperability for microwave access (WiMAX) system expanding rapidly in the whole world is able to achieve this requirement because of low sensitivity and high dynamic range in the receiver system. Low noise amplifier (LNA), the inevitable component of a wireless receiver is then required to provide adequate gain, input and output matching, and low noise figure (NF). Moreover, the battery life limitations forced designers to deliver very low power LNAs. Recently, the design goals for high gain and low noise figure of CMOS LNA come to be inherently achieved by virtue of the improvements of the device characteristics as the device technology evolves [2,3,S] .
In this paper, a LNA with a noise cancellation is designed in 0.18-l1m process using Agilent Technologies's Advanced Design System (ADS). The common-gate (CG) LNA is input matching network at the first stage. A similar implementation in UWB application has been presented by [S,7] . Common-gate amplifiers in [S] and [7] exhibit excellent wideband input matching. In [7] broadband topology, i.e., the common-gate amplifier, was incorporated and achieved low noise figure. By using inductive series and the design methodology described in this paper, broadband noise canceling effectively decrease the noise figure over the target band under reasonable power consumption and small die area.
Another broadband LNA method with noise-cancelling technique are appealing because no inductors are required, while a sub 3-dB NF is achievable [2, 3] . The circuit is, therefore, very compact and there is broadband input matching, which implements with little size and lower cost.
In the present study L is used to be resonate with the input parasitic capacitance of Transistor M4. Resulting in a larger bandwidth and some residual peaking on the frequency response ;therefore, it achieved the better gain flatness on proposed LNA. As it is shown in [7] , LNA suffers from the tradeoff between input matching, gain and noise figure. While at [8] the use of the Lg to resonate with the parasitic capacitance at input node relaxes of the tradeoff and can achieve the good input matching, high gain and low noise simultaneously.
But in the present study inductors which are used to improve input matching at [7, 8] have been removed. While a sub 3-d8 NF over the target band and reasonable input matching and high gain is achievable. Therefore this action causes smaller size of chip and lower cost.
The rest of the paper is included of 4 sections. Section 2 includes the review of LNA topologies and noise-cancelling technique. Proposed wideband with noise-cancelling LNA will be discussed in details in section 3. Simulation results and conclusions are presented in sections 4 and 5, respectively.
I.
PROPOSED LNA ANALYSIS Fig.I shows a topology of noise-cancelling LNA. The CG transistor at first stage is the input matching network since the impedance looking into the source is about Z in = 1/ gm MI.
The input impedance of M3 , which has a CS configuration, is large due to its Cgs. Therefore, the input impedance of LNA is dominated by M I at low frequencies. The noise generated from the CG matching network is high. Thus, noise-cancelling circuits placed after the matching circuit to cancel noise and provide a high gain.
A. Noise-C a nceling Principle
The purpose of noise cancellation is to decouple the input matching with the NF by canceling the output noise from the matching device. Fig.1 i11ustrates an example, which based on a common-gate LNA [3, 5] . The input matching is accomplished by setting to 50. The noise-cancelling circuit is comprised of two amplifiers (M2 and M3) in the CS configuration. Two nodes are defined in Fig. 1 : node X and node Y. The input matching circuit is a CG amplifier, therefore the signal voltage at node X and node Y are in-phase. The noise current of MI, which is modeled by the current source In.Ml' flows into node X but out of node Y. This creates two fully correlated noise voltages at nodes and with opposite phases. These two voltages are converted to currents by Mz and M3, respectively. On the other hand, the signal voltages at nodes X and Y are in phase, resulting in constructive addition at the output.
The condition for complete noise cancellation is derived as (I) Therefore, the noise from MI can be cancelled if (2) We obtain the input impedance and transconductance (gm) from NF of the proposed LNA is dominated by RLI. Mz and M3. NF of the proposed LNA is derived following a procedure similar to that of [5, 3] with only one difference that here focus on noise currents instead of noise voltages.
At low frequencies, assuming that (1) and the input matching condition, Rs = 1/ g m MI are satisfied, the nOIse factors contributed by RLI. Mz and M3 can be derived as (6) Where the second term is the noise contribution from RLJ and the third and fourth term is from Mz and M3 and the fifth term is from RL2. I / n, M l 4KTg�r / a _ Rs r gm3
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Thus, the total noise factor F is approximated as (10)
The above equation provides a design guideline for this circuit. Since Rs is fixed, only the values of Rs and gm3 can be changed. RLl should be made as big as possible to reduce its noise contribution.
Care must be taken when sizing RLl because that a large RLl affects input matching at low frequencies. A large gmb which is directly related to gm2 , is preferred, as it not only provides a high gain, but also reduces the noise coming from M2 and M3.
Note that another benefit of noise cancellation is that it lowers F. For high-bandwidth applications, in which the large RLl is not allowed, the noise-canceling topology reduces the noise from RLl considerably.
II.
CIRCUIT DESCRIPTION Fig. 2 shows proposed LNA with noise-cancelling capability. By using inductive series and the design methodology described in this paper, broadband noise canceling effectively decrease the noise figure over the target band and small die area.
The series inductor L further resonates with the input capacitance of M4, resulting in a larger bandwidth and some residual peaking on the frequency response [6] . Thus, use of L is caused to further boost the gain at high frequencies and extend the bandwidth by resonating with the parasitic gate to 167 source capacitance of M4. A higher gain and larger bandwidth can be achieved with an optimized L. In addition to the gain boost and bandwidth extension, the resonance between L and the parasitic gate to source capacitance of M4 can benefit the output matching, high gain and low noise.
By inspecting (12), the value of RLJ should be maximized to minimize the noise factor The maximum value of RLl is limited by constraints. the drain voltage of M1 should be higher than (V GS 1 + V GS 3 -Vr) to keep M1 in saturation. The choice of RL1 thus highly depends on the overdrive voltages of M1 and M3. a smaller size of M3 and L is desirable in order to obtain a flat gain response and low noise figure. a smaller size of M4, achieved the better gain flatness also better output matching. 
III. SIMULATION AND NUMERICAL RESULT
The noise cancelling LNA is implemented using TSMC 0.1 8 IJlTI RF CMOS process. Figures 3 to 6 illustrated results for power gain (S21), noise figure (NF) and the input reflection coefficient (S11) and the output reflection coefficient (S22) respectively. Fig.3 shows the gain of the proposed LNA. The maximum gain is better than 20 dB over the bandwidth. The power gain of the LNA can be varied from 21 to 25 dB at 1-5 GHz. than similar work has a higher gain. Fig. 4 shows the NF of the entire LNA, and the NF at maximum gain is below 3 dB over the bandwidth. Fig. 5 shows the simulation input reflection coefficient (Sll) which is less than -7 dB. Fig. 6 shows the simulation output reflection coefficient (S22) which is less than -12 dB. A summary of the proposed LNAs' characteristics is given in Table No. 1. At the end, Table 2 summarizes the measured performances and compares this design to recently published wideband LNAs. freq, GHz 
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IV. CONCLUSION
A noise-canceling LNA intende d for Wi MAX applications has been proposed in a O.lSl!m standar d RF CMOS technology. The CG input stage is used with the favor of attaining a good input matching without deteriorating the NF of the circuit. The noise-canceling method breaks the trade-offs between the noise figure and source impedance matching without degrading the gain of the LNA. By using this technique in LNA circuit design, an ultra low noise figure over a wide frequency range can be achieved, because the channel thermal noise of input matching stage can be cancelled which is presented above. The simulation results show that this LNA has a minimum NF of 2.6-3dB. It also shows that the SI I and S22 is respectively less than -7 d B and -12. It achieved an approximately smooth power gain of 21-25dB in the upper band of 1-5 GHz. This circuit has a power supply of 1.S V.
